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Advanced brain-chip interfaces with numerous recording sites bear great potential for 
investigation of neuroprosthetic applications. The bottleneck towards achieving an efficient bio-
electronic link is the real-time processing of neuronal signals, which imposes excessive 
requirements on bandwidth, energy and computation capacity. Here, we present a unique concept 
where the intrinsic properties of memristive devices are exploited to compress information on 
neural spikes in real time. We demonstrate that the inherent voltage thresholds of metal-oxide 
memristors can be used for discriminating recorded spiking events from background activity and 
without resorting to computationally heavy off-line processing. We prove that information on 
spike amplitude and frequency can be transduced and stored in single devices as non-volatile 
resistive state transitions. Finally, we show that a memristive device array allows for efficient data 
compression of signals recorded by a multielectrode array, demonstrating the technology’s 
potential for building scalable, yet energy-efficient on-node processors for brain-chip interfaces. 
Understanding brain function relies heavily upon long-term recording of neuronal populations. 
Advances in chip-based neuronal probe technology1,2,3,4 have led to recording systems capable of 
monitoring in real-time large numbers of neurons5,6, bearing great potential for fundamental 
neuroscience and neuroprosthetic applications7,8,9. Currently, probes with multi-electrode-arrays 
(MEAs) are capable of simultaneous recording electrical activity from up to 512 sites at 40k samples 
per second in-vivo10 and from up to 32768 sites at 2.4k frames per second in vitro11. Further advances, 
particularly towards fully implantable autonomous systems, are hindered by real-time processing of the 
streamed neuronal signals, which would notably increase power dissipation along with dropping of 
signal-to-noise ratio12. Addressing these challenges necessitates the intelligent compression of big 
neural data generated13 via on-node processing, currently pursued by shifting the spike detection and 
sorting task on-chip via template matching6,14,15. However, the resulting scalability issues, the drive for 
even further power budget reductions together with the consideration that neuroprosthetics have been 
successfully operated with simple, rate- or spike-count-coded input signals16,17,18,19,20 have kindled 
interest in processing neuronal signals in a bio-inspired fashion. This justifies current interest in 
leveraging emerging technologies for resurrecting Carver Mead’s original vision in neuromorphic 
systems21, where efficient data processing is implemented for example through artificial retinas22.  
Memristive devices appear to be well suited in providing a disruptive technological boost to this vision 
by performing the role of artificial synapses. Much akin to biological synapses, they possess the intrinsic 
ability to simultaneously carry out computational tasks and store information at aggressively 
downscaled volumes and power dissipation23,24 . Here, we exploit the intrinsic characteristics of metal-
oxide TiOx-based memristors, such as their analogue memory capacity that occurs above certain voltage 
thresholds for encoding and compressing neuronal spiking activity recorded by MEAs. We demonstrate 
how a large part of the computational burden associated with spike detection can be relegated to single 
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memristive devices that can be accommodated in the back-end-of-line (BEOL) of Complementary 
Metal-Oxide Semiconductor (CMOS) technologies, along with neuronal probe manufacturing. 
Memristors as Events Integrators 
As originally proposed by Chua, memristors are capable of changing their resistive state as a function 
of the integral of their input voltage; a phenomenon known as resistive switching25. As a result of this 
single-device integrator property, solid-state implementations of memristive devices26,27,28 have been at 
the center of attention, with potential applications in emerging memories and neuro-inspired 
computing29. In this work, we exploit metal-oxide-based resistive switches as neuronal spike 
integrators. Solid-state TiOx memristors with a metal-insulator-metal architecture, as shown in Fig. 1a, 
were fabricated on a Si/SiO2 substrate; detailed process parameters appear under the Methods section. 
Subjecting the device-under-test (DUT) to a train of input programming pulses in alternating polarities 
gives rise to gradual resistive state transitions, provided the pulse amplitude exceeds the device’s 
inherent bipolar switching thresholds (fundamental properties of the device; denoted as Vth-/Vth+), as 
illustrated in Fig.1b,c (see Methods). Here we argue that this capability for gradual switching can be 
exploited to encode multiple significant spiking events as small changes in a device’s resistive state. 
This assumption is first explored deterministically, by employing known pulse events. Figs.1d and 1e 
show the response of a typical DUT to trains of 200 identical square-wave events of negative and 
positive polarities30 respectively, as illustrated in the insets. Each writing pulse has a fixed 100µs 
duration and suitable amplitude to induce a resistive state change. It is followed by a reading pulse of 
fixed 0.5V amplitude and an automatically determined duration, ta31. Notably, the pulse amplitude 
required to elicit a resistive state change of similar strength but in the opposite direction could differ, 
indicating an inherent asymmetry in the device’s characteristics. This bidirectional, gradual (analogue), 
saturating switching, could be fitted by second order exponential functions of input voltage integral 
(Supplementary Table 1), thus defining the input-output relation of an integrating sensor for distinct 
stimulation protocols. Notably, as our TiOx device prototype acts as a thresholded integrator, it can be 
described by the generalised definition of memristor as “zero phase-shift dynamic system”32. We name 
hereafter the device as Memristive Integrating Sensor (MIS) and show that this thresholded-integrator 
attribute can be particularly useful for compressing information and suppressing noise in signals with 
low signal-to-noise ratios (SNR), such as data recorded from the activity of neurons/cells. Hence, our 
approach only allows for significant, supra-threshold events to be registered as measurable changes in 
the device memory state, whilst sub-threshold events are suppressed. 
Neural spiking integration with metal-oxide memristors 
The ability of memristors to integrate significant events provides an efficient way of encoding and 
compressing information on neuronal firing in real-time, as recorded by neuronal probes. The basic 
concept of the proposed MIS platform is exemplified in Fig. 2a. An external front-end platform (for 
example a Multi Electrode Array - MEA) senses neuronal electrical activity which is fed into the MIS 
system as a series of voltage-time samples. The MIS begins by pre-amplifying the incoming signal to 
voltage levels suitable for operating the memristor sitting at the core of the MIS and then proceeding to 
apply the pre-amplified signals to the memristor in real-time. Periodically, the memristor’s resistive 
state is assessed periodically and when a significant change in comparison to the previous state is 
detected, the system registers a spiking event. 
We validated experimentally the MIS system implementation on spiking activity of retinal ganglion 
cells. At first, the activity of dissected retinal cells was pre-recorded by an external Multi Electrode 
Array (MEA) front-end system2,33,34,35,36 (see Methods, CMOS MEA). The MEA employed records the 
raw bio-signals, which lie in the 0.1 mV-1 mV range, and then uses its own in-built amplifiers to boost 
them to the 10 mV-100 mV range. The resulting, boosted recordings are then stored off-line as voltage-
time series. For this work, we have used these stored recordings as inputs to our MIS platform in 
isolation from the front-end, that is the front-end has not been connected to the MIS platform in real-
time (Supplementary Figure 3). The processing of neural signals through MIS platform begins when 
the stored voltage-time series are subjected to amplification and offset in software on the PC that runs 
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the platform (Fig. 2a – box (i) and Methods section). This set-up offers the option of adjusting the MIS 
detection threshold and consequently allowing the integration of significant spiking events with a pre-
determined SNR. For example in Fig. 2c, the offset and scaling parameters were chosen such that only 
the most significant events (largest amplitude extracellular spikes) would exceed the threshold. The 
resulting, pre-conditioned waveform is then transmitted from the PC to the memristor testing and 
operation instrument (see Methods, Hardware Infrastructure), which physically implements the MIS 
system. The instrument, in turn, plays back the waveform to a target memristive device.  
In order to assess the distinct resistive state changes during the streaming of recorded neural activity 
(Fig. 2b – see Methods), the DUT is periodically disconnected from the neural signal feed,  for example 
once every 200 input samples, and connected to a read-out circuit that captures the device’s state, 
digitises it and subsequently sends the resistive state reading back to the PC. Importantly, only a limited 
amount of data is returned to the PC when compared to the full voltage time series in conventional 
systems (box (ii) in Fig. 2a and see Methods, MEA neural recording signal-processing). A software 
converts the incoming series of resistive state readings into a series of resistive state changes, 
subsequently keeping only the largest ones that are marking significant events in the neural signal (Fig. 
2a marked (iii), Methods and Supplementary Figure 6). Noteworthy this filtering process, based on an 
assessment of resistive state changes in absentia of an input signal (see Methods section) may be 
engineered in order to fine-tune SNR on neuronal activity. 
Our effort to reduce data bandwidth echo current research in on-chip spike-sorting8, with our approach 
being disruptive in exploiting the inherent data-compression capability of highly scalable, low-power 
nanodevices that could extend the scaling and processing capacity of neural recording platforms 
substantially. Our approach reproduces in its essence the strategy adopted by natural synapses for signal 
compression, where information on spikes number and firing rate is stored into gradual changes of the 
postsynaptic membrane conductance. In contrast, present state-of-art neural activity monitoring 
platforms, like the MEA-based system described in33, rely entirely on front-end circuitry for detecting 
and transmitting all data offline for processing (Supplementary Figure 7). 
MIS system performance 
MIS system performance was investigated in three separate experiments. First, the capability of 
handling input signals where neuronal spikes span both negative and positive voltages was tested 
including a repeatability check. Second, the spike detection performance was benchmarked against a 
state-of-art template-matching system22. Finally, robustness checks were carried-out.  
 
In the case of in-vivo recording spikes often span both negative and positive voltage polarities, 
depending on experimental conditions, for example the position of the recording electrode relative to 
neuronal compartments and their associated ionic conductances5,37. It is thus relevant to demonstrate 
the MIS operation for both signal polarities, as explored here at a proof-of-concept level. Figure 2c 
depicts a waveform consisting of four, concatenated copies of a retinal recording. Each copy was 
subjected to appropriate scaling and offsetting, and two of the copies were polarity-inverted. The 
corresponding resistive state transient response throughout this test is shown in Fig. 2d. Significant 
changes in resistive state correspond to clear, supra-threshold events. We demonstrate that spike 
detection successfully occurs at both polarities, achieving qualitatively similar modulation over two 
signals. This is better illustrated in Fig. 2e, where the normalised resistive state changes between 
consecutive reads is plotted as a function of the maximum voltage magnitude of interceding events. In 
the same figure, the grey horizontal band denotes resistive state changes that have been discarded (see 
Methods section). The remaining points are used to define the memristor’s effective operating threshold 
voltages (Veth+/-), which partition the plot into three distinct areas: two of them correspond to significant 
resistive state modulation (larger than Veth- and less than Veth+) and the last one ([Veth+, Veth-]) containing 
resistive state changes that are indistinguishable from the estimated background noise. The range of 
effective threshold voltages for the TiOx prototypes employed throughout this study was – 0.8V to -
1.8V (Supplementary Figure 2). Importantly, whilst the inherent threshold of the device performs a 
coarse filtering action, the effective threshold ultimately determines SNR. Moreover, since the MIS 
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system detects normalised changes in the resistive state, this approach is inherently robust against the 
devices threshold variability as identified in Supplementary Figure 2b.   
The performance of the introduced MIS concept was benchmarked against a state-of-art template-
matching-based system22 (Supplementary Figure 7). The resulting performance comparison between 
the two approaches is presented in Fig. 3. In this case, we employed an offset (Voff = 0) and amplification 
(G = 2.8) on the recording shown in Fig. 3a and the device’s resistive state was assessed as per the 
standard scheme described in the Methods section and in more detail in Supplementary Figure 5. Figure 
3b illustrates the resistive state evolution of the tested MIS in response to the input signal shown in 
Fig.3a. One can observe clear changes in the device’s resistance corresponding to spiking events whose 
magnitude exceeds Veth-, in a similar manner to the first period of events shown in Figs. 2c, d. In this 
example, the incoming spikes mainly occur in negative polarity hence there is an overall inscrease in 
resistance, from approximately 2.5 kΩ to 5.5kΩ. However, the presence of a few events in opposite 
polarity that exceed Veth+, cause occasional resistive state drops. A clear example indicated by φ in Fig. 
3g,h can be observed at approximately 1.4s in Figs. 3a,b and Figs. 3e,f  where the resistive state reduces  
from approximately 4.5kΩ to 4kΩ. However, optimising the value of Voff provides additional flexibility 
for compensating for this effect. Noteworthy, as the MIS is capturing and storing significant events as 
non-volatile resistive changes, one can afford to use relatively low sampling rates for minimizing the 
overall requirements in data storage/handling. Along this line, the output of our system is quantified at 
discrete time bins containing one or more detected events (see for example Figs. 3e, f-h at approximately 
0.96s). For this recording, our system identified 74 bins containing significant events denoted in Fig. 
3d, whilst the template-matching-based system overall distinguished 81 significant events shown in Fig. 
3c. Comparing the MIS and template-matching approaches within a representative time-window of 1s 
duration, indicates a similar performance in spike detection, as noted via asterisk symbol (*) marks in 
Figs. 3g,h. It is interesting to note that our approach results into registering apparent events (for example 
at 0.83s, 1.05s, 1.1s) that are missed by the template-matching method while it fails recognising other 
possible events (for example at 0.59s, 1.22s, 1.25s), presumably due to a conservative selection of signal 
conditioning gain. Overall, benchmarking the efficiency of the MIS approach indicates a rate of true 
positives of approximately 60%, (Supplementary Figure 6) assuming that the template-matching 
approach is an ideal spike detector.  
The robustness of the observed behaviour and its potential for data compression via improvement of 
SNR is further demonstrated by showcasing: a) the response of a single MIS to blocks of neural 
recording data containing significantly different patterns of activity (Fig. 4 a,b,c,d) and b) the response 
of different devices to a common neural recording obtained from MEA as exemplified in Fig 4 e,f,g,h. 
In the former one device – many recordings case we observe how intense activity leads to a larger 
overall resistive state modulation and how particularly strong events tend to cause distinct non-volatile 
changes in memory states. Thus, resistive state traces compress information on both the firing rate and 
spikes amplitude. Instead, in the latter one recording – many devices case we observe that despite the 
quantitative variability in device behaviour, most of the marked resistive state transitions tend to concur 
in time with significant events present in the input waveform (see also Supplementary Table 2).  
Towards array-level MIS operation 
The concept introduced in Fig. 2a, when directly interfaced with front-end-circuitry, can be exploited 
for advancing the present state-of-art in high density neural recording platforms38. The presented 
concept is amenable for scaling to a multi-channel array level, as illustrated in Fig. 5a, for capturing the 
activity of neural networks in real-time. We envisage an overall system architecture very similar to 
standard Active Pixel Sensor (APS) CMOS imagers39. In this hybrid system, data from each of the N 
pixels in the array arrives as an analogue current from the MEA and is multiplexed onto one of the M 
on-chip trans-impedance amplifier (TIA) blocks, which are followed by on-chip offset stages. Thus, a 
small number of both gain and offset stages are time-shared by every pixel in the array. The conditioned 
recording data points are then de-multiplexed to a memristor bank, that can be integrated into the back-
end of the chip, in good proximity to the MEA recording sites. MIS output is then generated by 
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sequentially measuring the resistive states of each memristor in the bank. The low frequency at which 
memristor read-outs are generated (for example 200 times lower data rate vis-à-vis input stream arriving 
from the MEA if a standard scheme is used as described in Methods section) allows the MIS system to 
carry out all measurements through a single or few, time-shared TIA feeding into Analogue-to-Digital 
Converter (ADC). The digitised results are then sent off-chip. We foresee that, a practical 
implementation of a monolithically integrated system will involve addressing the challenges associated 
with the integration of a MIS array with CMOS-based front-end circuitry, while the required MIS 
control can be accommodated as peripheral circuitry with sneak-path issues existing in dense RRAM 
crossbar configuration mitigated via selector topologies40.  
In this work, this concept was validated via a hybrid approach that is capable of processing 224 distinct 
recording traces stemming from a 16x14 pixel subset of the previously employed MEA system2,34, atop 
which retinal ganglion cells were cultured. The sub-array was found to cover three cells after processing 
all recordings with a state-of-art array-level template matching system, using an extended principal 
component analysis method (PCA) (described in Supplementary Figure 8). As before, an initial MIS 
calibration was performed in order to set suitable values for G and Voff. This entailed selecting a spatially 
sparse subset of 23 pixels (see Supplementary Figure 9, cells marked in orange), and examining their 
recording waveforms to gauge average maximum/minimum voltage amplitudes as well as the typical 
levels of background activity. In this experiment, we particularly set G = 2.8 and Voff = 0 for all 
memristive devices to ensure a suitable SNR. These parameters were kept fixed for all recordings,  they 
were not changed for accommodating individual memristive device behavioural variations, or distinct 
features of the employed recordings. Every utilised memristive device was initialised to a common low 
resistive state (Supplementary Figure 1) in the range of 2-4kΩ that for the given parameters yielded a 
useful MIS operating range up to the set 15kΩ high resistive state. 
We further monitored the spatio-temporal changes in the array’s memory state, snapshots of which are 
shown in Figs. 5b,c,d for distinct time instances: t1 = 1.63s, t2 = 3.27s and t3  = 5.16s respectively. Since 
the neuronal activity is encoded as non-volatile resistive state changes we were able to observe an 
accumulation of activity clustered around three major centres: at pixel (row, column) locations (3,4), 
(7,10) and (11,7). Particularly the final array state, shown in Fig. 5d, qualitatively resembles the activity 
extracted by the conventional template matching method to the same neural recording data-set as shown 
in Supplementary Figure 8. We note that whilst the system in Supplementary Figure 8 outputs a spike 
count that is insensitive to the amplitude of the detected spikes, the proposed MIS array results into a 
ratiometric change in resistive state that is strongly correlated to the strength of the individual spiking 
events. This allows us to preserve information on both event amplitude and polarity, which in principle 
improves the data compression rate. We also note a few pixels exhibiting strong resistive state changes 
despite not appearing to belong to any well-defined cluster of activity (see Supplementary Figure 10). 
This discrepancy follows the argument presented previously for Figs. 3g, h, hinting that single, 
exceedingly strong events may lead to resistive state changes comparable to those arising as a result of 
accumulated activity. 
Discussion 
Future autonomous and fully implantable neuroprosthetic platforms will have to rely on innovative 
strategies for low-power on-chip processing of neuronal signals. In neuron-to-neuron communication, 
information carried by spikes is effectively compressed in changes of synaptic strength. In a similar 
fashion, information of spikes recorded by neural implants can be stored, in a compressed form and 
with minimal power consumption, via single memristive devices. In this work we demonstrated this 
concept that a memristor-based neural activity sensor could operate as a neuronal spike encoder, by 
compressing information on the spikes amplitude and firing rate. By extending the idea to the array 
level, we demonstrate that our approach is potentially suitable for monitoring the activity of multiple 
cells at large-scales.  
The required power budget of our approach can be optimised by mapping the highest amplitude neural 
recording samples onto approximately 5V pulses at less than 100ns due to the known voltage-time 
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trade-off 41 (see Supplementary Figure 11). Under the realistic assumption of operating devices at 
resistive states of 100kΩ, every 1000 samples (one data batch, as per the standard schematic) we would 
spend a maximum of 250µW multiplied by 100ns = 25pJ for biasing a device with neural recording 
data. Simultaneously, the read-out operation would cost 0.8µW multiplied by 100µs = 80pJ (based on 
0.4V read out voltage), rendering an average power dissipation of approximately 300nW per channel. 
Clearly, the memristor read-out and biasing circuitry will require an additional power. Nevertheless, 
estimated figures are already significantly less than the present state-of-art continuous time spike-
detectors15. Most importantly, the proposed technology is demonstrated here at a proof of concept-level 
via large prototype devices and clearly the presented power/density considerations are not a reflection 
of the technology’s full potential. We can expect that substantial improvements in power consumption 
can be achieved by further downscaling and/or operating memristors at even higher resistive state 
ranges, for example operating the device in 1MΩ region can further reduce the power dissipation 
remarkably by two orders of magnitude. In addition, the bandwidth required to assess the resistive state 
should be rather low as compared to the raw input data-rate. Additional power efficiency gains can be 
expected by integrating the MIS elements atop state-of-art CMOS thus minimising parasitic 
capacitances. 
Finally, the key focus for driving this work forward in the future is to improve on the detection accuracy 
rates. A plausible performance-limiting factor is the programming saturation of memristive devices. 
This can however be counteracted by optimising the main operational parameters that is gain and offset 
settings (Supplementary Figure 12) or via employing memory state resets, as depicted in Supplementary 
Figure 13. Another possible line of investigation towards MIS-based spike-sorting lies in determining 
how much information on spike amplitude/duration can be extracted from the history-dependent 
magnitude of resistive state changes. In conclusion, the introduced MIS concept shows real promise for 
advancing and complementing the current state-of-art neural recording systems towards improving the 
power and area requirements of emerging bioelectronics. 
We have demonstrated a novel recording system concept exploiting the intrinsic synapse-like attributes 
of metal-oxide memristive devices to compress information on neuronal firing. Our results show that 
single devices are capable of identifying significant spiking events while suppressing noise, thus paving 
the way towards highly area- and energy-efficient on-node neural recording processing. Contrary to 
time-domain sampling, the proposed memristive integrating sensor encode the presence of events in 
non-volatile resistive state changes, allowing the flexibility to trade off sampling rates for timing 
resolution. This is particularly useful when information is rate- or spike-count-coded and where only a 
measure of overall activity within given time bins is requested. Typically, this is the case for brain-chip 
interfaces and neuroprostheses, where power dissipation linked to processing remains a major 
challenge. Moreover, as the memristor resistive state changes are linked to amplitude and polarity of 
the input waveform (signal envelope) this information is preserved in the magnitude of resistive state 
modulation. Finally, we note that this concept can be generalised for enabling smart data compression 
in distinct sensing platforms, particularly relevant to pervasive sensing systems. 
Methods Summary 
Fabrication - All the devices exploited in this work were fabricated according the following flowchart; 
200 nm of insulating SiO2 was thermally grown on 6-inch Silicon wafer. Then three main patterning 
steps were processed, each contains optical lithography, film deposition and lift-off process. In the first 
step, 5 nm Titanium (Ti) and 10 nm Platinum (Pt) films were deposited via electron-beam evaporation 
technology to serve as bottom electrodes, Ti was used for adhesion purposes. In the second, magnetron 
reactive sputtering system was used to deposit the TiOx (x = 0.06) active core from Ti metal target. Two 
plasma sources were used to ensure near stoichiometric film. 25 nm thick TiOx was deposited. In the 
final step, 10 nm Pt top electrodes were deposited using electron-beam evaporation system. At the end 
of processing, the wafer was diced into 99 mm2 chips, which were then wire-bonded in standard 
packages for measurements and 60 by 60 µm2 devices were used for the experiments.  
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Device Characterisation – The TiOx devices initially undergo an electroforming step42 (inset of 
Supplementary Figure 1). A voltage sweep is applied on a pristine sample until a sudden, non-volatile 
memory transition to the ON state is observed. This typically occurs at approximately +6.5V. Thereafter 
the device enters its normal operating regime, where it supports reversible resistive switching. Notably 
in such regime, and similarly many families of practical Resistive Random Access Memories (RRAM), 
the intrinsic voltage threshold accounts for the response to voltage pulsing events. This memristive 
behaviour is apparent in Figs. 1b,c where a device under test (DUT) was subjected to trains of input 
programming pulses in alternating polarities at a fixed duration 100µs (write operation). The device 
memory state was read after each programming pulse at approximately 0.5V. Significant changes in 
resistive state are observed, that is  switching of devices to high resistive state (RESET) and low 
resistive state (SET) with negative and positive polarity respectively in Fig. 1c, only after the voltage 
of the stimulus pulse exceeds the inherent thresholds of the DUT, here identified as Vth+ = 1.45V and 
Vth- = -1.65V respectively. The inherent threshold voltage of TiOx devices in our case varies in the range 
of approximately ± 0.6-2.5V (see Supplementary Figure 2). 
Hardware Infrastructure - The biasing protocol was implemented using custom made hardware 
developed in-house (Supplementary Figure 4). It consists of a microcontroller-based PCB-mounted 
system43 capable of addressing devices embedded in crossbar arrays of up to 1kb in size (32x32). The 
system has the capability of either testing packaged arrays or communicating to a multi-channel probe 
card for direct testing on the wafer. The hardware is supported by custom-made software that permits 
exhaustive, device-by-device testing of entire crossbar array or an array of individual devices in one, 
fully automated round of measurements. The biasing schemes applied for read and write operations are 
the Vr (Fig.344) and Vr/2 (Fig.10b45) schemes, described in detail in their respective references. This helps 
in mitigating the sneak path effects.    
Mathematical Model - For the DUT, curve-fitting was carried out using standard curve-fitting tool in 
MATLAB. The data from the resistive state of the devices for negative (Fig.1c) and positive (Fig.1d) 
pulses were separately fitted to second-order exponential function, that is  f(ʃVdt) = AeβʃVdt + BeϒʃVdt, 
where V is the fixed pulse voltage indicating non-volatile resistive states transitions. The data for the 
mathematical model is tabulated in supplementary information (Supplementary Table 1).  
CMOS MEA – Neural activity from the portions of dissected mid-peripheral rabbit retinal ganglion 
cells was recorded using extended CMOS technology35,36(Supplementary Figure 3). The surface of 
CMOS multi-transistor array comprising of 128x128 sensor sites is insulated by a thin, inert TiO2/ZrO2 
layer. A thin metal layer beneath the oxide layer is connected to the gate of the field-effect-transistor 
via metallic pathway. The source drain current of the MOSFET in the silicon-based field effect 
transistor is modulated by the application of local voltage changes within the interfaced neural tissue 
above the recording sites. The CMOS MEA termed as front-end consists of the MEA itself, which 
operates at a 12.2k frame per second sampling rate and outputs current time-series in blocks of 
approximately 63k samples. The board-mounted TIAs convert the signal into voltage and boost it from 
the 0.1 mV-1 mV to the 10 mV-100 mV range. There was no modification on the front-end system and 
the pre-recorded blocks of dissected rabbit retinal ganglion cells placed atop the chip are measured. 
MEA neural recording signal-processing – In the implementation of the neural activity sensor used 
for our experiments, an external front-end of the MEA-based CMOS system in31 was used (see Methods 
section, CMOS MEA and Supplementary Figure 3). Each neural recording is 63k samples in length and 
was fed to an in-house developed memristor characterisation instrument31,43. The customised hardware 
handled the software-implemented linear gain and offset conditioning operations, electrically interfaced 
test memristors (Supplementary Figure 4) and carried out the DUT resistive state assessment procedures 
(Fig 2b and Supplementary Figure5). Neural signal voltage time-traces were fed into the target device 
in batches of 1000 data-points. Resistive state was assessed at the beginning of each batch, then every 
300 samples and at the end of the batch (standard scheme: assess initial resistive state and after 
application of the 300th, 600th, 900th and 1000th data-points). Since the events are transduced as non-
volatile resistive state transitions one can afford smaller sampling rates that benefits further time-
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resolution data-rate. Subsequently, changes in DUT resistive state (∆R) can be extracted from pairs of 
consecutive resistive state readings, whilst resistive state changes occurring between the last 
measurement of each batch and the first measurement of the next batch, that is with no interceding pulse 
biasing, (N) provide an estimate of measurement uncertainty thus generating the noise band. Thus, for 
a single neural recording we obtain 316 ∆R values, corresponding to 252 ∆R bins and 64 noise level 
sample which helps in determining the extracted thresholds (Veth-) separating significant from 
insignificant resistive state switching activity (Supplementary Figure 6). The range of extracted 
threshold voltages for TiOx family in our case is -0.8V to -1.8V (Supplementary Figure 2). Importantly, 
noise band limits are set using the 6σ method that is, mean (µ) ± three standard deviations (σ) of noise 
level samples. Everything outside the noise band is considered as a significant resistive state change. 
Moreover, measuring the noise band helps in filtering out the insignificant resistive state changes caused 
due to weak amplitude neural signals. Furthermore, since the MIS system detects normalized changes 
in the resistive state rather than absolute values, the device variability is heavily compensated for such 
that MIS operation is routinely available. 
Data Availability: The data that support the findings of this study are available from the corresponding 
author upon request, as detailed in http://www.nature.com/authors/policies/data/data-availability-
statements-data-citations.pdf.  
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Figure 1 Device architecture and electrical characterisation of solid-state TiOx RRAM devices. (a) 
Schematic illustration of a TiOx RRAM memristor and Atomic Force Microscopic (AFM) image of 
32x32 crossbar array. (b, c) Resistive state changes (bottom trace) accumulate visibly, and in opposite 
direction depending on polarity, only in response to input pulses with above-threshold amplitudes (top 
trace; input writing pulses, VW+ and VW-, indicated in red and reading pulses of amplitude Va in light 
blue). In bipolar devices two inherent thresholds exist, one for each voltage polarity. For this device we 
obtained Vth+ = +1.45V and Vth- = -1.65V as indicated by the shadowed areas of the plot. (d) and (e) 
show gradual resistive switching under a pulse train stimulation (200 pulses per train). The devices 
response is fitted with a second order exponential function (continuous line). Typical biasing scheme 
parameters (insets): negative write pulse voltage Vw- = -1.2V, positive write pulse voltage Vw+ = +0.8V, 
read pulse voltage Va = 0.5V, write pulse width tw = 100µs and read pulse width ta automatically 




Figure 2 MIS concept and operation. (a) Block diagram of the signal processing in the proposed spike-
detection system. An external frontend (a CMOS MEA system) located externally to the MIS platform 
records extracellular neuronal signals and amplifies them. The pre-amplified, acquired neural 
recordings are then fed into our instrument, suitably gain-boosted (G) and offset (Voff) to render them 
compatible with the memristors’ voltage operating regimes (i). The conditioned waveform is fed into a 
memristor and its resistive state is then periodically assessed (ii). Changes in resistive state caused by 
spiking events are extracted offline (iii). (b) Conceptual read-out scheme for evaluating the time 
evolution of the resistive state of test devices subjected to input stimulation for one batch. The resistive 
state (red line) is assessed at the beginning of each neural recording batch (blue trace), then every chosen 
number of samples termed as bin (B) and finally at the end of each batch (assessment points marked by 
crosses). Changes in test device resistive state (∆R) are extracted from consecutive resistive state 
assessments. Resistive state changes occurring between the last measurement of each batch and the first 
measurement of the next batch, with no interceding pulse biasing, (N) are considered to result from 
measurement uncertainty and can be used to determine the noise band. (c), (d) Shows an arbitrary input 
waveform consisting of four concatenated copies of the same retinal cell recording and artificially 
inverted to produce spike trains with alternating polarities. This waveform was employed to validate 
the concept of memristive integrating sensors, the response of which is shown in (d). The collated 
recording copies in (c) have been subjected to appropriate scaling and offsetting in order to 
accommodate the device’s asymmetric threshold voltages, resulting in balanced resistive state SET and 
RESET. The extracted threshold voltages are identified here as, Veth+ = 1.1V and Veth- = -1.4V 
represented in the green and pink band respectively; x-axis for both (c) and (d) is given in S.I. units – 
each data sample lasts 82µs (sampling frequency: 12.2 kHz). (e) Fractional resistive state modulation 
(∆R/Ro) extrapolated from (d) showcasing significant resistive state modulation occurring only above 
Veth+ and below Veth- while intermediate bias values (noise) leads to no significant change. 
Figure3 Benchmarking memristor-based system against state-of-art template matching system. (a)  A 
pre-conditioned neural recording trace with gain and offset value of 2.8 and 0 respectively, causes the 
resistive state time evolution shown in (b). (c) 81 spikes were detected by the template matching system, 
with grey lines indicating spike positions. (d) Green shading indicates time intervals within which one 
or more spikes were detected through the MIS; total of 74. (e) and (f) are close-ups of the neural 
recording and resistive state evolution shaded grey in (a) and (b) respectively. Time intervals where the 
MIS detects spikes are shaded green whilst the locations of spikes detected by the template matching 
system are indicated by grey vertical dashed lines. (g) and (h) Comparison of the detection of spikes by 
the two systems. The asterisk mark (*) indicates agreement between the two systems and the φ symbol 
indicates the resistive state drop associated to the occurrence of a large-amplitude positive event.  
 
Figure 4 Robustness of memristive devices. (a), (b) Response of a single memristor to two blocks of 
neural recording data containing significantly different patterns of activity. The pink band indicates the 
extracted threshold of the device-under-test (Veth-). The respective figures indicate quantification 
parameters, that is rate of true positives (TPR) and false positives (FPR) respectively.  (c), (d) Response 
of two different devices to a common reference block of neural recording data. Initial resistance of 
device was set to approximately5 kΩ. In all these experiments, signal conditioning parameters, that is 
software added gain and offset remained fixed at G = 2.2, Voff = 0 respectively.  
 
Figure 5 Towards array level integration. (a) Conceptual diagram indicating conditioning of data from 
N pixels through multiple gain and offset cascade (M). (b), (c) and (d) Time evolution of normalised 
resistive state throughout 16x14 test sub-array at t1 = 1.63s, t2 = 3.27s and t3  = 5.16s respectively. The 
gain and offset values for the neural recordings was fixed at 2.8 and 0 respectively. Three clusters of 
activity can be discriminated. CMOS MEA: Multi-transistor Array Block, manufactured in standard, 
commercially available CMOS technology. TIA: Trans-impedance amplifier converting current to 
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